opoSoM: A Modular Measurement Platform for Dynamic Power Consumption of SoCs

Authors

  • Kristóf Kanics Graz University of Technology
  • Meinhard Kissich Graz University of Technology
  • Gerhard Wirrer Infineon Technologies AG
  • Tobias Scheipel Graz University of Technology
  • Marcel Baunach Graz University of Technology

Keywords:

System-on-Chip, measurement, supply voltage, power consumption, side-channel attacks

Abstract

Software can have a significant impact on the electrical characteristics of the executing integrated circuit. The analysis of minor current consumption changes in a System-on-Chip reveals details about the executed instructions or the hardware’s internal logic, potentially exposing sensible information. Despite careful design, glitches pose a further challenge that needs to be handled at hardware and software level.

This paper introduces the concept of the open-source, modular opoSoM measurement platform that captures the dynamic power characteristics of System-on-Chips featuring external and on-chip measurement techniques. Due to the configurable measurement range and synchronous sampling at up to 250 MS/s, the platform provides valuable measurement data for investigating countermeasures against side-channel attacks and optimizing hardware and software towards lower dynamic power consumption.

References

P. Kocher et al., "Differential Power Analysis," Springer Berlin Heidelberg, 1999.

K. M. Zick et al., "Sensing nanosecond-scale voltage attacks and natural transients in FPGAs," in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, 2013.

O. Glamočanin et al., "Are Cloud FPGAs Really Vulnerable to Power Analysis Attacks?," in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2020.

aws/aws-fpga, AWS EC2 FPGA HDK+SDK Errata, GitHub, 2021. (accessed 2024-04-26).[Online]. Available: https://github.com/aws/aws-fpga/blob/master/ERRATA.md

D. R. E. Gnad et al., "Voltage drop-based fault attacks on FPGAs using valid bitstreams," in 2017 27th International Conference on Field Programmable Logic and Applications (FPL), 2017.

K. Matas et al., "Power-hammering through Glitch Amplification – Attacks and Mitigation," in IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2020.

A. Boutros et al., Neighbors From Hell: Voltage Attacks Against Deep Learning Accelerators on Multi-Tenant FPGAs, 2020.

M. Kubica et al., "Logic Synthesis Strategy Oriented to Low Power Optimization," Applied Sciences, vol. 11, 2021.

Feinstein, David Y. et al., "System-on-Chip Power Consumption Refinement and Analysis," in 6th IEEE Dallas Circuits and Systems Workshop on System-on-Chip, 2007.

T. Doebbert et al., "Precision measurement of the application-dependent current consumption of a wireless transceiver chip in the time and frequency domain," Journal of Sensors and Sensor Systems, 2022.

Nakutis, Žilvinas, "A consumption current measurement approach for FPGA based embedded systems," in IEEE International Instrumentation and Measurement Technology Conference Proceedings, 2012.

O’Flynn, Colin and Chen, Zhizhang, "ChipWhisperer: An Open-Source Platform for Hardware Embedded Security Research," in Lecture Notes in Computer Science, Springer International Publishing, 2014.

X. Xu et al., "A High-Resolution Nanosecond-Scale On-Chip Voltage Sensor for FPGA Applications," IEEE Transactions on Instrumentation and Measurement, vol. 72, 2023.

S. Moini et al., "Understanding and Comparing the Capabilities of On-Chip Voltage Sensors against Remote Power Attacks on FPGAs," in 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), 2020.

J. Gravellier et al., "High-Speed Ring Oscillator Based Sensors for Remote Side-Channel Attacks on FPGAs," 2019 International Conf. on ReConFigurable Computing and FPGAs (ReConFig), 2019.

Lattice Semiconductor, ECP5 and ECP5-5G Family, Datasheet

Texas Instruments, ADS4229 Dual-Channel, 12-Bit, 250-MS/S Ultralow-Power ADC, June 2011 – Revised May 2015.

OpenHW Group, cv32e40p, GitHub, (accessed 2024-05-23). [Online]. Available: https://github.com/openhwgroup/cv32e40p.

C. Papon, VexRiscv, 2018., GitHub, 2018, (accessed 2024-05-16). [Online]. Available: https://github.com/SpinalHDL/VexRiscv

M. Kissich and M. Baunach, "FazyRV: Closing the Gap between 32-Bit and Bit-Serial RISC-V Cores with a Scalable Implementation," in Proc. of the 21st ACM International Conference on Computing Frontiers (CF ‘24), 2024.

T. Scheipel et al., "moreMCU: A Runtime-reconfigurable RISC-V Platform for Sustainable Embedded Systems," in 2022 25th Euromicro Conference on Digital System Design (DSD).

Downloads

Published

2024-08-20

How to Cite

Kanics, K., Kissich, M., Wirrer, G., Scheipel, T., & Baunach, M. (2024). opoSoM: A Modular Measurement Platform for Dynamic Power Consumption of SoCs. WiPiEC Journal - Works in Progress in Embedded Computing Journal, 10(2). Retrieved from https://wipiec.digitalheritage.me/index.php/wipiecjournal/article/view/58