Simply-V: A RISC-V Reconfigurable Playground Soft-SoC for Open Hardware Research and Fast Prototyping
DOI:
https://doi.org/10.64552/wipiec.v11i1.86Keywords:
RISC-V, FPGA, Fast-Prototyping, Experimental ResearchAbstract
The recent rise of open hardware, mainly driven by the momentum of the RISC-V ecosystem, has sparked significant innovation in the development of open-source CPUs and SoCs. This movement has enabled broad exploration across academia and industry, fostering collaboration and reuse. However, the diversity and openness that empower this space also introduce challenges: academic projects often fall short of industry-grade robustness, lack of standardization, and simulation limitations. To ease the work of researchers some key challenges must be faced in open hardware development: platforms’ reconfigurability, ease of integration of third-party IPs, and support for technological heterogeneity. To address these issues, we present Simply-V, a flexible, FPGA-based soft-SoC platform designed for rapid prototyping and open hardware research. Simply-V enables plug-and-play support for multiple CPUs, IPs and accelerators, offers structured configurability across embedded and highperformance profiles, and supports the integration of both RTL and HLS-based components. We demonstrate the SoC’s capabilities through platform-fair CPU benchmarking and the iterative development of HLS-designed convolutional accelerators, showcasing simplified fast prototyping, configurability, and heterogeneous IP support on real hardware. Simply-V is openly available at https://github.com/HiSA-Team/Simply-V.git.
References
M. Ciani et al., “Unleashing opentitan’s potential: a silicon-ready embedded secure element for root of trust and cryptographic offloading,” ACM Transactions on Embedded Computing Systems, 2024. DOI: https://doi.org/10.1145/3690823
P. Mantovani et al., “Agile SoC development with open ESP,” in Proceedings of the 39th International Conference on Computer-Aided Design, ICCAD ’20, (New York, NY, USA), Association for Computing Machinery, 2020. DOI: https://doi.org/10.1145/3400302.3415753
A. Amid et al., “Chipyard: Integrated design, simulation, and implementation framework for custom socs,” Ieee Micro, vol. 40, no. 4, pp. 10–21, 2020. DOI: https://doi.org/10.1109/MM.2020.2996616
N. Binkert et al., “The gem5 simulator,” ACM SIGARCH computer architecture news, vol. 39, no. 2, pp. 1–7, 2011. DOI: https://doi.org/10.1145/2024716.2024718
N. Bruschi et al., “GVSoC: A Highly Configurable, Fast and Accurate Full-Platform Simulator for RISC-V based IoT Processors,” in 2021 IEEE 39th International Conference on Computer Design (ICCD), pp. 409–416, 2021. DOI: https://doi.org/10.1109/ICCD53106.2021.00071
S. Karandikar et al., “FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud,” in 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pp. 29–42, IEEE, 2018. DOI: https://doi.org/10.1109/ISCA.2018.00014
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2025 Vincenzo Maisto, Stefano Mercogliano, Manuel Maddaluno, Alessandro Cilardo
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
License Terms:
Except where otherwise noted, content on this website is lincesed under a Creative Commons Attribution Non-Commercial License (CC BY NC)
Use, distribution and reproduction in any medium, provided the original work is properly cited and is not used for commercial purposes, is permitted.
Copyright to any article published by WiPiEC retained by the author(s). Authors grant WiPiEC Journal a license to publish the article and identify itself as the original publisher. Authors also grant any third party the right to use the article freely as long as it is not used for commercial purposes and its original authors, citation details, and publisher are identified, in accordance with CC BY NC license. Fore more information on license terms, click here.