“A Compiler-Aware Framework for Partitioned Neural Network Inference on FPGA DPUs”. WiPiEC Journal - Works in Progress in Embedded Computing Journal, vol. 12, no. 2, Aug. 2026, pp. 65-72, https://doi.org/10.64552/wipiec.v12i2.144.