“Instruction Flow Amplifier: A Novel Architecture for In-Order Processor Front-End Optimization”. WiPiEC Journal - Works in Progress in Embedded Computing Journal, vol. 12, no. 2, Aug. 2026, pp. 33-39, https://doi.org/10.64552/wipiec.v12i2.139.