“Dolunay: Architectural Support for Independent Thread Scheduling in a RISC-V SIMT Accelerator”. WiPiEC Journal - Works in Progress in Embedded Computing Journal, vol. 12, no. 2, Aug. 2026, pp. 17-24, https://doi.org/10.64552/wipiec.v12i2.137.