[1]
J. Ber, “Design and Implementation of Three-stage RISC-V Microprocessor for Education”, wipiec, vol. 12, no. 2, p. 5, Aug. 2026.