[1]
F. Buccellato, L. Mannini, and C. De Sio, “A Compiler-Aware Framework for Partitioned Neural Network Inference on FPGA DPUs”, wipiec, vol. 12, no. 2, p. 8, Aug. 2026.