“Design and Implementation of Three-stage RISC-V Microprocessor for Education”, wipiec, vol. 12, no. 2, p. 5, Aug. 2026, doi: 10.64552/wipiec.v12i2.150.