“A Compiler-Aware Framework for Partitioned Neural Network Inference on FPGA DPUs”, wipiec, vol. 12, no. 2, pp. 65–72, Aug. 2026, doi: 10.64552/wipiec.v12i2.144.