“Dolunay: Architectural Support for Independent Thread Scheduling in a RISC-V SIMT Accelerator”, wipiec, vol. 12, no. 2, p. 8, Aug. 2026, doi: 10.64552/wipiec.v12i2.137.