“A Compiler-Aware Framework for Partitioned Neural Network Inference on FPGA DPUs” (2026) WiPiEC Journal - Works in Progress in Embedded Computing Journal, 12(2), pp. 65–72. doi:10.64552/wipiec.v12i2.144.