“Dolunay: Architectural Support for Independent Thread Scheduling in a RISC-V SIMT Accelerator” (2026) WiPiEC Journal - Works in Progress in Embedded Computing Journal, 12(2), p. 8. doi:10.64552/wipiec.v12i2.137.