A Compiler-Aware Framework for Partitioned Neural Network Inference on FPGA DPUs. WiPiEC Journal - Works in Progress in Embedded Computing Journal, v. 12, n. 2, p. 65–72, 25 Aug.2026.