Instruction Flow Amplifier: A Novel Architecture for In-Order Processor Front-End Optimization. WiPiEC Journal - Works in Progress in Embedded Computing Journal, v. 12, n. 2, p. 33–39, 25 Aug.2026.