Dolunay: Architectural Support for Independent Thread Scheduling in a RISC-V SIMT Accelerator. WiPiEC Journal - Works in Progress in Embedded Computing Journal, v. 12, n. 2, p. 8, 25 Aug.2026.