Dolunay: Architectural Support for Independent Thread Scheduling in a RISC-V SIMT Accelerator. wipiec. 2026;12(2):17-24. doi:10.64552/wipiec.v12i2.137