A Compiler-Aware Framework for Partitioned Neural Network Inference on FPGA DPUs. wipiec 2026, 12 (2), 65-72. https://doi.org/10.64552/wipiec.v12i2.144.