(1)
Instruction Flow Amplifier: A Novel Architecture for In-Order Processor Front-End Optimization. wipiec 2026, 12 (2), 33-39. https://doi.org/10.64552/wipiec.v12i2.139.