Dolunay: Architectural Support for Independent Thread Scheduling in a RISC-V SIMT Accelerator. wipiec 2026, 12 (2), 8. https://doi.org/10.64552/wipiec.v12i2.137.