[1]
2026. A Compiler-Aware Framework for Partitioned Neural Network Inference on FPGA DPUs. WiPiEC Journal - Works in Progress in Embedded Computing Journal. 12, 2 (Aug. 2026), 65–72. DOI:https://doi.org/10.64552/wipiec.v12i2.144.